Davide Conficconi
Dipartimento di Elettronica Informazione e Bioingegneria
NECSTLab, Building 20
Via Giuseppe Ponzio 34/5
Milano 20133, IT
I am an Assistant Professor at Dipartimento Elettronica, Informazione e Bioingegneria of Politecnico di Milano (Italy) and an incoming visiting scholar at the University of Edinburgh.
My research interests fall in the broad spectrum of the system architecture field where achieving high-performance and energy-efficiency is paramount. Specifically major topics are: (co-)design of domain-specific architectures and systems, architectures or frameworks that span the system stack (from the HDL design to the design automation, from the abstraction layer the compilation framework), reconfigurable architectures, especially FPGAs, heterogeneous systems. I am also started investigating neuromorphic systems and aerospace systems where specilization and efficiency are mandatory.
An experiment to better visualize my research can be found here (WIP). Further details of my publications can be found in Google Scholar profile, my publications page, or this self-made pdf list (possibly outdated), or other research profiles in this page.
If you are a motivated student, and curious or already share some of my research interests, feel free to reach out.
news
| Feb 02, 2026 | “RoPeerTo: A Datacenter-Scale Architecture for Peer-To-Peer DMA between GPUs and FPGA” got accepted with shepparding at EuroSys’26! The work was led by Marco Venere in collaboration with ETH Zurich and AMD. See you in Edinburgh! |
|---|---|
| Feb 02, 2026 | Glad to announce I will be a visiting scholar at the School of Informatics at the University of Edinburgh hosted by Prof. Antonio Barbalace in the Systems Nuts group under the Informatics-Huawei distinguished scholar scheme! |
| Feb 01, 2026 | Claudio Di Salvo starts his PhD with the team :) |
| Jan 28, 2026 | Invited to serve as FPL 2026 Program Committee Submit your papers! |
| Dec 12, 2025 | Giacomo Brunetta, Marco Laurenzi, Alessandro Marina, and Valentino Guerrini defended their Master thesis project. They achieved their Master degree in Computer Science at the University of Illinois of Chicago (a double degree program with Politecnico di Milano). Congratulations! |
selected publications
- ACM EuroSysRoPeerTo: A Datacenter-Scale Architecture for Peer-To-Peer DMA between GPUs and FPGAIn Proceedings of the Twentyfirst European Conference on Computer Systems, 2026
- IEEE FCCMSoaring with TRILLI: an HW/SW Heterogeneous Accelerator for Multi-Modal Image RegistrationIn 2025 IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2025
- IEEE/ACM CGOCombining MLIR Dialects with Domain-Specific Architecture for Efficient Regular Expression MatchingIn IEEE/ACM International Symposium on Code Generation and Optimization, 2025
- ACM/IEEE DACALVEARE: a Domain-Specific Framework for Regular ExpressionsIn 61st ACM/IEEE Design Automation Conference (DAC ’24), 2024
- IEEE/ACM CGOOne Automaton To Rule Them All: Beyond Multiple Regular Expressions ExecutionIn IEEE/ACM International Symposium on Code Generation and Optimization, 2024
- ACM TECSHEPHAESTUS: Codesigning and Automating 3D Image Registration on Reconfigurable ArchitecturesACM Transactions on Embedded Computing Systems (TECS), 2023
- IEEE TPDSFaber: a Hardware/Soft-ware Toolchain for Image RegistrationIEEE Transactions on Parallel and Distributed Systems, 2022
- ACM CSURPushing the Level of Abstraction of Digital System Design: a Survey on How to Program FPGAsACM Computing Surveys (CSUR), 2022
- ACM TECSCICERO: A Domain-Specific Architecture for Efficient Regular Expression MatchingACM Transactions on Embedded Computing Systems (TECS), 2021
- ACM FPGAA Framework for Customizable FPGA-based Image Registration AcceleratorsIn ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2021